Skip to content
@pulp-platform

pulp-platform

Pinned Loading

  1. Deeploy Deeploy Public

    DNN Compiler for Heterogeneous SoCs

    Python 79 50

  2. carfield carfield Public

    A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow on multiple boards is available.

    Tcl 132 37

  3. cheshire cheshire Public

    A minimal Linux-capable 64-bit RISC-V SoC built around CVA6

    Verilog 376 121

  4. snitch_cluster snitch_cluster Public

    An energy-efficient RISC-V floating-point compute cluster.

    C 152 117

  5. axi axi Public

    AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication

    SystemVerilog 1.7k 373

  6. ara ara Public

    The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 core

    C 552 208

Repositories

Showing 10 of 332 repositories
  • softhier-sdk Public
    pulp-platform/softhier-sdk's past year of commit activity
    C 0 Apache-2.0 0 0 0 Updated Oct 10, 2026
  • MAGIA Public

    Large-scale 2D mesh system with dedicated GeMM, on-chip RDMA and Rendez-vous accelerators.

    pulp-platform/MAGIA's past year of commit activity
    C 28 Apache-2.0 11 29 6 Updated Oct 10, 2026
  • gwaihir Public

    aka Lago-Mio

    pulp-platform/gwaihir's past year of commit activity
    C 7 5 9 11 Updated Oct 10, 2026
  • axi_obi Public

    SystemVerilog protocol converters between the PULP-platform AXI and OBI IPs

    pulp-platform/axi_obi's past year of commit activity
    SystemVerilog 6 5 0 4 Updated Oct 10, 2026
  • croc Public

    A PULP SoC for education, easy to understand and extend with a full flow for a physical design.

    pulp-platform/croc's past year of commit activity
    SystemVerilog 285 141 3 (1 issue needs help) 9 Updated Oct 10, 2026
  • FlooNoC Public

    A Fast, Low-Overhead On-chip Network

    pulp-platform/FlooNoC's past year of commit activity
    SystemVerilog 358 Apache-2.0 80 23 9 Updated Oct 10, 2026
  • artistic Public

    An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders

    pulp-platform/artistic's past year of commit activity
    Python 31 Apache-2.0 7 3 0 Updated Oct 9, 2026
  • mempool Public

    A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.

    pulp-platform/mempool's past year of commit activity
    C 329 Apache-2.0 61 3 6 Updated Oct 9, 2026
  • magia-sdk Public
    pulp-platform/magia-sdk's past year of commit activity
    C 7 Apache-2.0 12 9 9 Updated Oct 9, 2026
  • axi_llc Public
    pulp-platform/axi_llc's past year of commit activity
    SystemVerilog 37 28 5 3 Updated Oct 9, 2026